

Review on Performance Parameter of MOSFET and FinFET Transistor

Assistant Professor Madhvi Singh Bhanwar, Associate Professor Dr.Nidhi Tiwari,
 Professor Dr. Mukesh K Yadav
 EC Department
 SAGE University, Indore

Abstract- In modern world technologies are grooming very fast day by day along with the world semiconductor industry the world of IC is also grooming and enhancing the technologies day by day as we know according to Moore’s law the number of transistors will be double on a chip in every eighteen months that means the size of components will be reducing day by day in the same way types of transistors were introduced like MOSFET and FinFET. FinFET replaced MOSFET, FinFET resolved all the challenges of MOSFET and helped in compact designing of electronic devices, FinFET is widely used in various modern electronic devices because of its structure, fast switching speed, low power consumption and less leakage current.

Index Terms- Transistor, FinFet, MOSFET, low power and voltage

I. INTRODUCTION

As we know that day by day technologies are changing and enhancing very fast and semiconductor industry also changing by reducing the size of semiconductor devices, as we all know it is following Moore’s law.

In this changing and enhancing world device’s structure and size plays a very important role, In this semiconductor world Transistor is main building block of the IC. There are two types of transistors.




Fig.1. Transistor classification

II. MOSFET

Metal Oxide Semiconductor Field Effect Transistor is its main building block of semiconductor design. It is a four terminal device Gate, Drain, Source and Substrate it is also known as body but in most of MOSFET’s the Substrate is internally connected to source, this results in a three terminal device.




Fig.2. General Structure of MOSFET

The working of MOSFET depends on the variation in channel width with the flow of charge carriers. The charge carriers enter in the structure from the source side and exit from the Drain side. The width of the channel can be controlled through Gate voltage. The Gate terminal is between the source and Drain terminal and Gate is insulated from the channel by a thin layer of silicon dioxide deposited near the channel.




Fig. 3. Basic Structure of MOSFET


MOSFET operates in two different modes:

- Depletion Mode
- Enhancement Mode


Depletion Mode: In this mode we apply negative gate to source voltage in the result of this positive charges are induced in the channel, because of the positive charges the free electrons available in channel will repel away from the channel as a result of this the free electrons will reduce in channel, as we increase negative gate voltage at particular voltage the channel will depleted from free electrons, this voltage is known as VGS (off) and the drain current reduce to zero.

Enhancement Mode: In this mode we apply positive gate to source voltage, due to this positive gate to source voltage the number of free electrons passing through the channel increases, as positive gate to source voltage increase the number of free electrons passing through the channel also increase.

This increases the channel conductivity, due to this fact this mode of operation known as enhancement mode. If gate to source voltage is zero the depletion type MOSFET can conduct, that is why this is also known as ON MOSFET.



N Channel Depletion type MOSFET
P Channel Depletion type MOSFET



N Channel Enhancement type MOSFET
P Channel Enhancement type MOSFET

Fig.4. Symbol of MOSFET

FinFET: Fin Field Effect Transistor is a three terminal device, It belongs to the FET family, it based on the same principle of MOSFET but it is different in the performance, it is known as multi gate MOSFET,

The structure of FinFET is three dimensional, FinFET is developed on silicon body and the Gate terminal is between the Drain and source. The name FinFET is originate from Fin of Fish the top view of drain and source is look like Fin that is

why this is known as FinFET. The channel between drain and source is also interpreted as Fin.





Fig. 5. Structure of FinFET

FinFET Classification



Shorted Gate FinFET: In this front gate and back gate is shorted and they are connected to each other, the channel is exist between front gate and back gate, it has three terminals, it's threshold voltage cannot controlled externally, this device required less area.

Independent Gate FinFET: It is also known as IG FinFET, in this front gate and back gate is not shorted and they are free to each other, the channel does not exist between front gate and back gate, it has four terminals, it's threshold voltage can be controlled externally, this device required large area.

Bulk FinFET: The silicon wafer is base of Bulk FinFET, it is easy to fabricate this type of FinFET, it consume more power and the cost of this device is low. It's leakage current is also high.

SOI FinFET: in this device base is made of silicon on insulator wafer it is difficult to fabricate this type of FinFET, it consume less power and the cost of this device is high. It's leakage current is also less.

III. RESULT

Table 1

S.No.	Parameters	MOSFET	FinFET
1	DIBL	47 mV	0.00005 mV
2	Leakage Current	High	Less (8.62×10^{-8} nA)
3	Short Channel Effect	High	Low
4	Subthreshold Slop	0.72 V/dec	0.982 V/dec
5	Speed	low switching speed as compared to FinFET	High switching speed
6	Power	High power consumption as compared to FinFET	Low power consumption

IV. CONCLUSION

In this overall study and observing all the parameters, FinFET gives better performance as compared to MOSFET. Drain induced barrier lowering parameter of FinFET is very small, DIBL occur due to short channel effect. Leakage current of FinFET is very small as compared to MOSFET, short channel effect is low, high switching speed and low power consumption, so the performance of FinFET is better than MOSFET.

REFERENCES

1. Pulakhandam; S. K. Sinha; A.Durgesh, "Comparison of MOSFET, MESFET, FinFET and SOIFinFET", JETIR November 2020, Volume 7, Issue 11.
2. D. Singh; S. K. Mohapatra; K. P. Pradhan; P. K. Sahu, IEEE, "Variation study of process parameters in Trigate SOIFinFET," 2014 Annual IEEE India Conference (INDICON), Pages: 1 – 4, 2014.
3. Anterpreet Gill; Charu Madhu; Pardeep Kaur, IEEE, " Investigation of short channel effects in Bulk MOSFET and SOI FinFET at 20nm node technology," 2015 Annual IEEE India Conference (INDICON), pp. 1-4, 2015.
4. P. Francis, A. Terao, D. Flandre and F. Van de Wiele. "Moderate Inversion Model of Ultra-Thin Double-Gate nMOS/SOI Transistors", Solid-State Electronics, vol. 38, no. 1, pp. 171-176, 1995.

5. O. Moldovan, A. Cerdeira, D. Jiménez, J-P. Raskin, V. Kilchystka, D. Flandre. N. Collaert, B. Iñiguez, "Compact model for highly-doped double-gate SOI MOSFETs targeting baseband analog applications", Solid-State Electronics, vol. 51, pp 655-661,2007.
6. A. Ortiz-Conde, F. J. Garcia-Sanchez, J. Muci, S. Malobabic, and J. J. Liou, "A Review of Core Compact Models for Undoped Double-Gate SOI MOSFETs," IEEE Trans. Electron Devices, vol. 54, no. 1, pp. 131-140, 2007.
7. G. Baccarani, S. Reggiani, "A Compact Double-Gate MOSFET Model Comprising Quantum-Mechanical and Nonstatic Effects", IEEE Transactions on Electron Devices, vol. 46, no. 8, pp. 1656-1666, 1999.
8. Y. Taur, X. Liang, W. Wang and H. Lu, "Continuous, Analytic Drain-Current Model for DG MOSFETs", Electron Device Letters, vol. 25, no. 2, pp. 107-109, 2004.
9. H. Lu and Y. Taur, "An Analytical Potential Model for Symmetric and Asymmetric DG MOSFETs", IEEE Trans. on Electron Devices, vol. 53, no. 5, pp. 1161-1168, 2006.
10. B. Yu, H. Lu, M. Liu and Y. Taur, "Explicit Continuous Models for Double-Gate and Surrounding-Gate MOSFETs", IEEE Trans. on Electron Devices, vol. 54, no. 10, pp. 2715-2722, 2007.
11. M. Dunga, C.-H. Lin, A. Niknejad, and C. Hu, "Bsim-cmg: A compactmodel for multi-gate transistors," in FinFETs and Other Multi-Gate Transistors, J.-P. Colinge, Ed. Springer US, 2008, pp. 113–153.
12. <https://www.geeksforsgeeks.org/>
13. <https://orbitalkyline.com/>

AUTHOR PROFILE



Madhvi Singh Bhanwar is an accomplished academic professional with over 16 years of teaching experience. She has authored and co-authored more than 20 research papers published in reputed national and international journals and conferences. Additionally, she has contributed to the academic community through the publication of a book chapter and holds both a patent and a copyright.

Dr. Nidhi Tiwari, Associate Professor, Electronics & Communication Department, SAGE University, Indore

Dr. Mukesh Kumar Yadav, Professor, HOD, Electronics & Communication Department, SAGE University, Indore