

Design of low power high speed comparators for flash ADC applications

Devendra Kushwaha, Prof. Ashish Ranjan
Department of Electronics and Communication Engineering
BMCT, Indore,MP,India

Abstract- The fundamental requirements of VLSI design are high speed, low power and compact size. Comparators are basic building elements for designing of ADCs. In this work, a dynamic comparator is proposed which is based on double tail architecture. A modification in the form of an extra transistor (control transistor Msc) has been added to the previous circuit [10] along with a reduction in the length of the MOSFET transistor from 180-nm to 90-nm. The proposed comparator attains a sampling speed of 3.3 GHz at a supply voltage of 1.2V and is designed on 90nm CMOS Technology. The power consumption in terms of energy per conversion is 0.2221198 pico Joule and the worst case delay (for ΔV of 1 mV) is found to be 17.7 pico seconds. Apart from the supply voltage, the proposed comparator attains better output parameters compared to previously existing work.

Keywords- Analog to Digital Converter (ADC), Comparator, Double Clocked Comparator, Sampling Frequency, Power Consumption, Worst case delay, Technology Size.

I. INTRODUCTION

Comparator is basic building block for designing of high speed analog to digital converters (ADCs) like flash ADCs. Analog to digital converters (ADCs) require high speed, low power consumption with small chip area. The designing of a comparator can begin with power consumption operation speed and their gains are constrained. The dynamic regenerative comparators are preferred for design of high speed low power ADCs, this is due to the positive feedback strengthen the signal strength in this converter [1]-[3]. The comparator is also termed as a one bit analog to digital converter where in the comparison is done between two signals and an output in terms of 0 or 1 is generated by the circuit.




Fig.1 The basic block diagram of a comparator

Mathematically,

$$\text{If } V_{in1} > V_{in2}, V_o = V_{DD} \quad (1)$$

$$\text{Else If } V_{in1} < V_{in2}, V_o = \text{gnd} \quad (2)$$

Here,

V_{DD} is considered as logic 1 and gnd is considered as logic 0.

Often, logic 1 is termed as $V_{(OH)}$ i.e. High Output Voltage and gnd is termed as $V_{(OL)}$ i.e. Low Output Voltage. The comparator is comprised on some stages of operation. A stages of a regenerative comparator are shown in fig.2, the basic blocks of a high performance regenerative comparator consist (1) pre-amplification stage, (2) Regenerative latch Stage or positive feedback stage and (3) post-amplification stage or output buffer stage. The input preamplifier stage takes the inputs and amplifies the signals to improve signal sensitivity and feed to input of Regenerative latch or positive feedback stage (i.e. amplifies minimum input signal with which the comparator can make a decision). It also isolates the input of the comparator from kickback noise produced during positive feedback stage in the regenerative comparator [4]-[5]. The decision stage takes amplified input from the preamplifier stage and it determines which of the input signals is large.




Fig.2 Stages of Regenerative Comparator

The preamplifier circuit stage is a differential amplifier and the sizes of its transistors determine the input capacitance and differential amplifier transconductance gm. The relationship between input voltage and output current I_p and I_{in} is given by

$$I_p = g_m/2(V_{in+} - V_{in-}) + I_s/2 = I_s - I_{in}(3)$$

Where,

$$I_p = -I_{in}$$

The decision stage is very important stage in the comparator and it must be capable to make decision up to mV-level signals. The circuit uses positive feedback to strengthen the signal level to improve the comparator sensitivity [1]. The final stage of the comparator is output buffer or post-amplifier, the main role of this stage is to convert the output of decision circuit into a logic signal (i.e. logic '0' (0V) or logic '1' (VDD) [6].

II. CONVENTIONAL DOUBLE TAIL COMPARATOR

A conventional dynamic double-tail comparator is shown in fig.3. This comparator can operate at lower power supply voltages because this topology has less stacking compared to the conventional dynamic comparator. A large current in the latching stage is drawn due to double tails [7].

The working of this comparator can be understood by transition of clock pulse from reset phase or $CLK = 0$ to $CLK = 1$. During reset phase or $CLK = 0$, both tail transistors M_{tail1} , and M_{tail2} are in cut off and the transistors M_3 - M_4 turn on. M_3 - M_4 pull up f_n and f_p nodes to VDD, which in turn causes transistors MR_1 and MR_2 start conducting and these transistors discharge or pull down the output nodes to ground.

During decision-making phase when $CLK = VDD$, the tail transistors M_{tail1} and M_{tail2} are on and they start conducting, and the transistors M_3 - M_4 turn off, the voltages at nodes f_n and f_p drop with the rate defined by $I_{tail1}/C_{fn}(p)$ and an input-dependent differential voltage ΔV_f will build up at input of MR_1 and MR_2 which is independent of differential inputs. The intermediate transistors stage MR_1 and MR_2 will pass ΔV_f to the decision circuit and it also provides a good isolation between input and output, which reduces the kickback noise during positive feedback [4]. The delay of this comparator depends on two main parts, the capacitive charging of the load capacitance C_0 and the latch regeneration time t_{latch} . The total delay of this comparator is achieved as follows

$$t_{delay} = t_0 + t_{latch} \quad (4)$$

$$T_{DELAY} = \frac{2(V_{tn} C_L)}{CL/(g_m, eff) \ln((VDD/2)/\Delta V_0)} + IB1 \quad (5)$$

From the previous work on double tail comparator, some important notes can be concluded.

It has been observed from previous work that at the beginning of the reset phase, the 'outp' and 'outn' need to coincide at the same starting voltage point at the outset of the Decision Making Phase. Since during every voltage comparison, voltages 'outp' and 'outn' start together and diverge depending upon the stronger value among the two.

III. DOUBLE TAIL COMPARATOR

In this work, an extra transistor (control transistor M_{sc}) is added to double tail comparator to improve the double tail comparator performance in terms of frequency and energy per conversion. The shorting transistor brings down the voltage swing of the output from VDD to $VDD/2$. The length of the MOSFET transistor is reduced from 180-nm (previous work done [10]) to 90-nm. Reduction in channel length reduces the MOS capacitance hence reduces the MOS charging and discharging time. This reduces the delay and increases the frequency. The technology size and voltage swing of output are related to the energy per conversion, delay and speed of the comparator.

When $Clk = 0$,

1. M_{tail1} and $M_{tail2} = \text{'off'}$

M_3 and $M_4 = \text{'on'}$

2. f_p and f_n charge to VDD, then

MR_1 and $MR_2 = \text{'on'}$ pull outn and outp to the ground

3. Therefore voltage at outn and outp = 'zero'. Comparator is not working. So, at low logic level of clock, circuit is disconnected from supply.

However, when $Clk = 1$,

1. M_{tail1} and $M_{tail2} = \text{'ON'}$

M_3 and $M_4 = \text{'off'}$ and M_1 and $M_2 = \text{'ON'}$ f_p and f_n discharge to 'ground' with different rate according to input voltages (INN and INP). This is because f_p and f_n discharge to gnd through M_1 and M_2 (both NMOS). If $Inn > Inp$, this means more positive gate voltage goes to M_1 thereby increasing the current of M_1 . This makes M_1 , hence f_p discharge to gnd faster than f_n .

2. Let $INN > INP$ then f_p drop drops faster than f_n MR_1 turns off faster than MR_2 , discharges towards gnd and isolates from outn. Now outn start charging to VDD (logic 1) through the path M_7 to VDD. Since, outn is connected to M_8 (PMOS) and M_{10} (NMOS), therefore, M_8 turns off (logic 1 at gate). Now, outp is disconnected from VDD since M_8 is off but outp is connected to gnd since M_{10} (NMOS) is ON. So outp goes to gnd (logic 0) while outn remains at VDD (logic 1)

3. When Clk changes from '1' to '0' ($INN > INP$), $clk\text{-bar}$ goes to 1. Control transistor M_{sc} starts conducting (NMOS) and shorts the output nodes outp and outn and both nodes are at $VDD/2$ (common potential). The previous comparison was already over after outn was 1 and outp was 0. Now, outn and outp are at same potential before the next comparison starts (when clock will again go from 0 to 1).




Fig.3 Circuit of Proposed Comparator.

Out p and Out n remain at the same potential by invoking the voltage divider rule. The modelling for the starting point of the output at the beginning of each conversion is given below using the voltage divider.




Fig.4. The Voltage Divider Circuit.




Fig.5. Voltage Swing of Output with proposed approach.




Fig.6. Voltage Swing with Conventional Approach.

Here,

V_{DD} represents supply voltage

gnd represents ground

V_s represents voltage swing

It can be clearly seen that the voltage swing reduces from V_{DD} to $V_{DD}/2$ thereby considerably reducing the time the output voltage needs to travel before each conversion.

The output voltage across R_2 is given by

$$V_{out} = \frac{R_2}{R_1 + R_2} V_{DD} \quad (6)$$

If the terminals Outp and Outn (one of which is at V_{DD} and the other is at gnd), are shorted, then assuming the bulk resistance of the shorting transistor to be acting equally at both terminals, the output voltage boils down to:

$$V_{out} = \frac{R}{R+R} V_{DD} = \frac{V_{DD}}{2} \quad (7)$$

Thus in the beginning of every conversion, the outputs start at $V_{DD}/2$ in place of V_{DD}

But this phenomenon of pulling up and pulling down doesn't need both the transistors to reach a common Zero Voltage Level rather it begins the reset state as soon as both transistors reach a Common Voltage Level. even seen from Fig.4.3 that it takes lesser time for both the transistors to reach a common voltage level as they don't need to traverse the Entire Dynamic Range between the high and low voltage levels. This effect considerably reduces the sampling time thereby bringing about a substantial change in the Maximum Sampling Frequency. It holds common ground of $V_{DD}/2$. Thus, clearly the comparators output reaches to V_{DD} or 0 V depending upon the position of the output voltages.

IV.RESULTS

The proposed dynamic double clocked comparator is simulated with the help of Cadence and observed the output of comparator. CMOS Technology and W/L Ratio: The technology used here is 90nm which is considerably less compared to the common earlier technology scale of 180nm. The value of β , i.e. W/L is 4:3. The results obtained from the model of the proposed comparator can be summarized and explained under the following heads

individually, for which the table tabulating the final results has been referred: The evaluation parameters are:

1. Maximum sampling frequency
2. Power consumption or energy per conversion
3. Supply Voltage
4. Worst Case delay
5. Technology size

The simulation can be performed on any of the commonly used standard EDA tools such as Microwind, EDA Tanner or Cadence. Similar results are obtained on Microwind, EDA Tanner and Cadence. The simulations furnished here are for the Cadence Virtuoso tool.




Fig.7. Proposed Double tail Comparator circuit design in Cadence.




Fig.8. Output of Proposed Double tail Comparator circuit at clock frequency 3.3 GHz.

It can be clearly seen that the voltage swing reduces from V_{dd} to $V_{dd}/2$ thereby considerably reducing the time the output voltage needs to travel before each conversion.

Clock pulse time period = 0.325ns

The clock frequency of the proposed comparator can be calculated by the given relation

$$\text{Maximum clock frequency} = 1/(\text{Clock pulse time period})\text{Hz} \quad (6)$$

$$\text{Maximum sampling frequency} = 1/(0.3 \times [10]^{(-9)}) \text{Hz} \quad (7)$$

$$\text{Maximum sampling frequency} \approx 3.33 \times 10^9 \text{ Hz}$$

Another important parameter which is critical for the comparator design is the power consumption. It should however be noted that the absolute power consumption in this case is immaterial. The reason being the fact that if the comparator circuit works for a longer time, then the overall power consumption will increase.




Fig.9. Transient output for Energy per Conversion.

Mathematically,

$$P_{TOT} = f(t) \quad (8)$$

Here,

P_{TOT} is the total power consumption

f represents a function of

t represents time

Hence, the apt way to measure the power consumption of a comparator circuit is by measuring the power for one clock cycle i.e. energy per consumption. This can be computed by computing the area under curve of Power-time curve. Mathematically, energy per conversion is given by:

$$E_{pc} = \int_0^T p(t) dt \quad (9)$$

Here,

E_{pc} is the energy per conversion

$p(t)$ is the power as a function of time

t is the time metric

From the figure, it can be seen that the energy per conversion for one clock cycle i.e. 0.3ns or 300 fs is 222.198 fJ i.e. 0.222198pJ.




Fig.10.Output Delay.

The delay in the output again depends on the voltage swing magnitude. For example, the output delay would increase if the output has to rise or fall to a larger magnitude as compared to a smaller magnitude. Hence the worst case delay is computed for a voltage swing of :

$$[\Delta V]_{in}=1mV \quad (10)$$

It can be clearly seen from figure 4.5 that the delay from the transition of output 1 from high to a point where it attains steady state is:

$$\text{Delay}_{TOT}=35.4ps \quad (11)$$

The voltage swing is:

$$\Delta V=817.927-815.927=2mV \quad (12)$$

Thus the worst case delay for $\Delta V=1mV$ is: $\text{Delay} (\Delta V=1mV)=35.4/2=17.7ps$




Fig.11. DC Analysis of Proposed Comparator.

The figure above depicts the DC response of the proposed comparator. It can be seen that the dc voltage consumes time to reach the dc steady state voltage.

V.CONCLUSION

It can be concluded from the previous discussions that the comparator design has been implemented on 90nm CMOS technology on Cadence adhering to the state of the art standards laid down for VLSI design. The comparator designed here uses a shorting or switching transistor that reduces the dynamic range of the voltage swing from the entire value of supply voltage VDD to half of it thereby minimizing the delay of the comparator. The proposed

comparator attains a sampling speed of 3.3 GHz at a supply voltage of 1.2V and is designed on 90nm. The power conversion in terms of energy per conversion is 0.2221198 pico Joule and the worst case delay (for ΔV of 1 mV) is found to be 17.7 pico seconds. Apart from the supply voltage, the proposed comparator attains better design parameters compared to previously existing work [10].

REFERENCES

- [1] Behzad Razavi, "Design of Analog CMOS Integrated Circuits," Tata McGraw-Hill, Inc., 2002.
- [2] Heung Jun Jeon Yong-Bin Kim, "A CMOS Low-power Low-offset and High-speed Fully Dynamic Latched Comparator," IEEE International SOC Conference, pp. 285, September 2010.
- [3] Philip E. Allen and Douglas R. Holberg, "CMOS Analog Circuit Design," 2nd Edition, Oxford University Press, First Indian Edition, 2010.
- [4] R. Jacob Baker, Harry W. Li, David E. Boyce, "CMOS Circuit Design, Layout, and Simulation," 2nd Edition, IEEE Press Series on Microelectronic Systems, John Wiley & Sons, Inc., 2002.
- [5] R. Jacob Baker, Harry W. Li, David E. Boyce, "CMOS Circuit Design, Layout, and Simulation," 3rd Edition, IEEE Press Series on Microelectronic Systems, John Wiley & Sons, Inc., 2010.
- [6] Roubik Gregorian, "Introduction to CMOS Op-Amps and Comparators," John Wiley & Sons, Inc., 1999.
- [7] Marcel J.M. Pelgrom, "Analog to Digital Converter," Springer Edition, 2010.
- [8] Yusuke Okaniwa and Hiroataka Tamura, "A 40-Gb/s CMOS Clocked Comparator with Bandwidth Modulation Technique" IEEE Journal of solid-state circuits, vol. 40, no. 8, August 2005.
- [9] B Prasanthi and P. Pushpalatha, "Design of Low-Voltage and low-Power inverter based Double Tail Comparator" International Journal of Engineering Research and General Science Volume 2, Issue 5, August-September, 2014.
- [10] Samaneh Babayan-Mashadiand Reza Lotfi, "Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator" IEEE transactions on very large scale integration (VLSI) systems, vol. 22, no. 2, February 2014
- [11] Denis Guangyin Chen, and Amine Bermak, IEEE "A Low-power Dynamic Comparator with Digital Calibration for Reduced Offset Mismatch" IEEE Transactions.
- [12] Todd Sepke, Member, IEEE, "Noise Analysis for Comparator-Based Circuits" IEEE Transactions on circuits and systems-I, Vol. 56, No. 3, March 2009.
- [13] Denis Guangyin Chen, and Amine Bermak "A Low-power Dynamic Comparator with Digital Calibration for Reduced Offset Mismatch.
- [14] Nicolas J.-H. Roche, Member, IEEE, S.P. Buchner, Member, IEEE, "Investigation of Flip-Flop Effects in

- a Linear Analog Comparator-With-Hysteresis Circuit”
IEEE Transactions on nuclear science, Vol. 60, No. 4,
August 2013
- [15] Bazes, M., “Two Novel Fully Complementary Self-biased CMOS Differential Amplifiers,” IEEE Journal of Solid-State Circuits, Vol. 26, No.2, pp. 165, February 1991.
- [16] N. Stefanou, Sameer R. Sonkusale, “An Average Low Offset Comparator for 1.25 GS/s ADC in 0.18 μ m CMOS,” IEEE International Conference on Electronics, Circuits and Systems, pp. 246, December 2004.
- [17] Bao-ni Han Yin-tang Yang Zhang-ming Zhu, “A Novel 1.25 GS/s Ultra-High-speed Comparator in 0.18 μ m CMOS,” IEEE International Conference on Solid-State and Integrated-Circuit Technology, pp. 1957, October 2008.
- [18] MeenaPanchore and R.S. Gamad, “Low-power and High-speed CMOS Comparator Design using 0.18 μ m Technology,” International Journal of Electronic Engineering Research, Vol.2, No. 1, pp. 71–77, June 2010.
- [19] Bult, K. Buchwald, A., “An Embedded 240mW 10-Bit 50 MS/s CMOS ADC in 1mm²,” IEEE Journal of Solid-State Circuits, Vol. 32, No.12, pp. 1887, October 1997.
- [20] HH Thai, CK Pham, DH Le, “Design of a Low-Power and Low-Area 8-Bit Flash ADC Using a Double-Tail Comparator on 180 nm CMOS Process”, Sensors, MDPI, 2023 vol.23., no.76, pp:1-17.
- [21] J. V. Sundari T, C. P, V. S. R and S. V. P, "A Study on Optimization of Dual Rail and Charge Sharing based Dynamic Latched Comparator," 2022 3rd International Conference on Electronics and Sustainable Communication Systems (ICESC), 2022, pp. pp. 241-246.