

An Efficient Approach for Reversible Realization of 8-Bit Adder-Subtractor Circuit

Research Scholar Sabiha Fatima, Associate Prof. Dr. Bharti Chourasia

Department of Electronics and Communication Engineering,
RKDF Institute of Science & Technology,
SRK University, Bhopal, India

Abstract- Full Adder is the heart of any central processing unit that is a core component employed in all the processors. The approach to minimize power loss from digital devices made researchers to focus on reversible logic. This paper presents design approaches for reversible realization of 8-bit adder-subtractor circuit with optimized quantum cost. This design is compared with existing designs on some selected performance parameters such as total number of reversible gates, garbage outputs and quantum cost. The proposed design for 8-bit adder-subtractor circuit using reversible approach simulated using Modelsim tool and synthesised for Xilinx ISE 14.7.

Keywords- Adder, Xilinx, Reversible Realization, Delay, components, Gates.

I. INTRODUCTION

The reversible logic operations can't erase information and dissipate zero heat. The circuit actually operates in a backward operation, allows reproducing the inputs from the outputs and consumes zero power. As the basic elements of any logic circuit, logic gates are used to realize Boolean functions. A Reversible Logic Gate should produce one-to-one map-ping between Inputs and Outputs, so that reversibility is maintained. That is Reversible Gate is Bijective between Inputs and Outputs. It not only helps us to determine the outputs from the inputs but also helps us to uniquely recover the inputs from the outputs.




Fig 1. $n \times n$ Reversible Logic Gate.

Additional inputs or outputs can be added so as to make the number of inputs and outputs equal whenever necessary. This also refers to the number of outputs which are not used in the synthesis of a given function. In certain cases these become mandatory to achieve reversibility. Inputs + Constant Inputs = Outputs + garbage figure 1 shows a n -input and n -output Reversible Logic Gate and is

called as $n \times n$ Reversible logic gate, where n th input of logic gate is given by I_n and n th output is given by O_n .

There exist many reversible gates in the literature. Among them 2×2 Feynman gate (shown in Fig. 2), 3×3 Feynman Double Gate is the most preferred. The Feynman Gate shown consists of two inputs A and B , two outputs $P(= A)$ and $Q(= A \oplus B)$.




Fig 2. Feynman Gate.

The simplest Reversible gate is NOT gate and is a 1×1 gate. Controlled NOT (CNOT) gate is an example for a 2×2 gate.

II. METHODOLOGY

The 8-bit adder/subtractor computes the sum or difference of two 8-bit numbers, A and B . This uses our 8-bit carry look ahead adder with 2's complement or and multiplexer to implement subtraction. If the enable bit is set low, then the mux lets through input B and the result is $A+B$. If the enable bit is set to high, then the mux lets through the output of the complement or, so the adder adds A and the 2's complement of B , which is equivalent to $A-B$.




Fig 3. Flow Chart.

When performing addition $10100010 + 11100011$ (enable set low) the worst case delay on the MUX for the schematic is 0.02975 ns. Add this to the delay needed for the clock of the 8-Bit adder to get a total clock delay of $0.02975\text{ns} + 0.110126\text{ ns} = 0.139876\text{ ns}$. So the earliest the schematic clock can switch for addition is 0.14 ns after the inputs are set.

For layout this delay was 0.12012 ns. Add this to the delay from the 8-bit adder to get a total clock delay of $0.12012\text{ ns} + 0.259166\text{ ns} = 0.379286\text{ ns}$. So the earliest the extracted clock can switch for addition is 0.38 ns after the inputs are set.

When performing subtraction $10100010 - 00000001$ (enable set high) the worst case delay for the complementor for the schematic is 0.74565 ns. The worst case delay for the mux for the schematic is 0.05439 ns. So together they create a total delay of 0.80004 ns. Adding this to the delay of the adder gives a total clock delay of 0.910166 ns. So the earliest the schematic clock can switch for subtraction is 0.92 ns.

Reversible full adder gate namely Peres Full Adder Gate (PFAG), the gate is achieved by cascading two 3*3 Peres

gate. The quantum realization cost of this gate is 8 since it includes two 3*3 Peres gates. The gate can work singly as a reversible full adder circuit when its fourth input is set to zero ($D=0$). This gate requires only one clock cycle and produces no extra garbage outputs.

Feynman gate. FG also called Controlled-NOT (CNOT) gate, is two input-output reversible gates, with QC equals 1. The relationship between the inputs and outputs are related to and $Q = A \times B$ When $A = 0$ then $Q = B$, when $A = 1$ then $Q = B'$. The Feynman Gate can be used as a fan-out/copying gate or an XOR gate.

III. SIMULATION RESULTS

The implementation and simulation of the proposed algorithm is done over Xilinx 14. The behavioral modeling style and Isim simulator is adopted for simulation. RTL and synthesis results are also generated.




Fig 4. Proposed Top module.




Fig 5. Proposed Reversible circuit using Feynman and Pfa Gate.

In figure 5, showing reversible circuit using Feynman and pfa gate in which, only PFAG has been realized in NMR

nanotechnology. The quantum cost of PFAG is 10, It has also been observed that PFAG is better than TSG, MKG and HNG in terms of hardware complexity. It includes 4 PFAG and requires 4 constant inputs. The quantum realization cost of the proposed implementation is 32 and the design produces 10 garbage outputs.



Fig 6. Result in test bench Conventional 8 bit full adder/Subtractor.



Fig 7. Result in test bench reversible 8 bit full adder/Subtractor.

Table 1. Comparison of previous work with proposed work.

Sr no.	Parameter	Previous design	Proposed Design
1	Number of Gates	16	8
2	Garbage Output	17	10
3	Quantum Cost	72	46
4	Delay	20ns	15ns
5	Power consumption	3.643 W	0.091W




Fig 8. Comparison of previous and proposed work.

The optimization is achieved on some selected factors such as number of gates, garbage outputs and quantum cost as compared to the existing designs. This proposed adder-subtractor circuit is designed using only 8 gates, generates 10 garbage outputs and total quantum cost of the circuit is equal to 46. This adder-subtractor circuit may be utilized in various computational devices for designing low power loss electronic systems.

IV. CONCLUSION

The final entity was then tested by choosing cases which would show what the 8-bit adder/subtractor can successfully add/subtract, and for what values it produces results which are not meaningful.

These limitations imposed by the design were outlined. By comparing the output timing diagrams in ModelSim against an arithmetically constructed truth table, finally it is verified the accuracy of our verilog code in correctly representing the 8-bit adder/subtractor network.

REFERENCES

- [1] M. Awais, A. Razzaq, A. Ahmed and G. Masera, "LDPC check node implementation using reversible logic," in IET Circuits, Devices & Systems, vol. 13, no. 4, pp. 443-455, 7 2019.
- [2] J. F. Chaves, M. A. Ribeiro, F. S. Torres and O. P. V. Neto, "Designing Partially Reversible Field-Coupled Nanocomputing Circuits," in IEEE Transactions on Nanotechnology, vol. 18, pp. 589-597, 2019.
- [3] C. Bandyopadhyay, R. Das, A. Chattopadhyay and H. Rahaman, "Design and synthesis of improved reversible circuits using AIG- and MIG-based graph data structures," in IET Computers & Digital Techniques, vol. 13, no. 1, pp. 38-48, 1 2019.
- [4] M. Soeken, M. Roetteler, N. Wiebe and G. D. Micheli, "LUT-Based Hierarchical Reversible Logic Synthesis," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 9, pp. 1675-1688, Sept. 2019.

- [5] V. Shukla, O. P. Singh, G. R. Mishra and R. K. Tiwari, "A novel approach for reversible realization of 8-bit adder-subtractor circuit with optimized quantum cost," 2016 International Conference on Emerging Trends in Engineering, Technology and Science (ICETETS), Pudukkottai, 2016, pp. 1-6.
- [6] V. Shukla, O. P. Singh, G. R. Mishra and R. K. Tiwari, "Performance parameters optimization and implementation of adder/subtractor circuit using reversible logic approach," 2016 11th International Conference on Industrial and Information Systems (ICIIS), Roorkee, 2016, pp. 323-328.
- [7] K. Ghosh, M. M. Haque and S. Chakraborty, "Design of reversible ternary adder/subtractor and encoder/priority encoder circuits," 2016 International Conference on Communication and Signal Processing (ICCSP), Melmaruvathur, 2016, pp. 1290-1295.
- [8] M. Sangsefidi, M. Karimpour and M. Sarayloo, "Efficient Design of a Coplanar Adder/Subtractor in Quantum-Dot Cellular Automata," 2015 IEEE European Modelling Symposium (EMS), Madrid, 2015, pp. 456-461.
- [9] R. Bardhan, T. Sultana and N. J. Lisa, "An efficient design of adder/subtractor circuit using quantum dot cellular automata," 2015 18th International Conference on Computer and Information Technology (ICCIT), Dhaka, 2015, pp. 495-500.
- [10] N. J. Lisa and H. M. H. Babu, "Design of a Compact Ternary Parallel Adder/Subtractor Circuit in Quantum Computing," 2015 IEEE International Symposium on Multiple-Valued Logic, Waterloo, ON, 2015, pp. 36-41.
- [11] A. K. Chowdhury, D. Y. W. Tan, S. L. B. Yew, G. L. C. Wyai, B. Madon and A. Thangarajah, "Design of full adder/subtractor using irreversible IG-A gate," 2015 International Conference on Computer, Communications, and Control Technology (I4CT), Kuching, 2015, pp. 103-107.
- [12] A. Rahman, Abdullah-Al-Kafi, M. Khalid, A. T. M. S. Islam and M. Rahman, "Optimized hardware architecture for implementing IEEE 754 standard double precision floating point adder/subtractor," 2014 17th International Conference on Computer and Information Technology (ICCIT), Dhaka, 2014, pp. 147-152.
- [13] S. Mukherjee, T. S. Delwar, A. Jana and S. K. Sarkar, "Hybrid single electron transistor based low power consuming 4-bit parallel adder/subtractor circuit in 65 nanometer technology," 2014 17th International Conference on Computer and Information Technology (ICCIT), Dhaka, 2014, pp. 136-140.
- [14] A. Sarker, A. Bose and S. Gupta, "Design of a compact fault tolerant adder/subtractor circuits using parity preserving reversible gates," 2014 17th International Conference on Computer and Information Technology (ICCIT), Dhaka, 2014, pp. 1-7.
- [15] H. Thapliyal and N. Ranganathan, "Design, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies," 2012 IEEE Computer Society Annual Symposium on VLSI, Amherst, MA, 2012, pp. 5-6.
- [16] K. Jagannatha, D. Divya, K. S. Reddy, Pallavi Kishore Desai and S. Sevanthi, "ASIC design of reversible full adder circuits," 2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET), Kumaracoil, 2012, pp. 734-737.
- [17] S. Sultana and K. Radecka, "Reversible implementation of square-root circuit," 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, Beirut, 2011, pp. 141-144.
- [18] J. Kuppusamy, T. Meyyappan and S. M. Thamarai, "Fault based test minimization for adder and subtractor circuits," 2011 International Conference on Computer, Communication and Electrical Technology (ICCCET), Tamilnadu, 2011, pp. 308-312.
- [19] M. Kumngern, "Fully CMOS programmable voltage adder/subtractor," 2011 IEEE International Conference on Computer Science and Automation Engineering, Shanghai, 2011, pp. 564-567.
- [20] M. T. Emam and L. A. A. Elsayed, "Reversible Full Adder/Subtractor," 2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD), Gammath, 2010, pp. 1-4.
- [21] Y. Syamala, A.V.N Tilak, "Reversible Arithmetic Logic Unit", 3rd International Conference on Electronics Computer Technology (ICECT), vol. 5, pp. 207-211, 2011.
- [22] Diganta Sengupta, Mahamuda Sultana, Atal Chaudhuri, "Realization of a Novel Reversible SCG Gate and its Application for Designing Parallel Adder/Subtractor and Match Logic", International Journal of Computer Applications, vol. 31, no. 9, pp. 30-35, October 2011.
- [23] Lavanya Thunuguntla, Madhavi K Bindu, T Pullaiah, "Designing of Efficient Online Testable Reversible Multiplexers and DeMultiplexers with New Reversible Gate", International Journal of Engineering Research and Applications (IJERA), vol. 2, no. 2, pp. 183-191, Mar-Apr 2012.
- [24] Vandana Shukla, O. P. Singh, G. R. Mishra, R. K. Tiwari, "Design of a 4-bit 2's Complement Reversible Circuit for Arithmetic Logic Unit Applications", The International Conference on Communication Computing and Information Technology (ICCCMIT) Special Issue of International Journal of Computer Applications, pp. 1-5, 2012.
- [25] Md. Mahfuzzreza, Rakibul Islam, Md. Belayet Ali, "Optimized Design of High Performance Reversible Multiplier Using BME and MHNG Reversible Gate", American International Journal of Research in Science Technology Engineering & Mathematics

- IASIR USA, vol. 2, no. 2, pp. 227-232, March-May 2013.
- [26] P. Picton, "Multi-valued sequential logic design using Fredkin gates", Multiple-Valued Logic Journal, vol. 1, pp. 241-251, 2006.
- [27] Harpreet Singh, Chakshu Goel, "Design of Power efficient Reversible Adder/Subtractor", International Journal of Advanced Research in Computer Engineering & Technology, vol. 4, no. 4, pp. 1305-1308, April 2015.
- [28] Md. Saiful Islam, "A Novel Quantum Cost Efficient Reversible Full Adder Gate in Nanotechnology" in Institute of Information Technology, Dhaka, Bangladesh: University of Dhaka. IEEE 2010
- [29] H. Thapliyal, A. P. Vinod, "Design of reversible sequential elements with feasibility of transistor implementation", Proc. the 2007 IEEE Int'l. Symp. On Cir. and Sys., pp. 625-628, May 2007.
- [30] AN Nagamani, H V Jayashree, H R Bhagyalakshmi, "Novel Low Power Comparator Design using Reversible Logic Gates", Indian Journal of Computer Science and Engineering (IJCSE), vol. 2, no. 4, pp. 566-574, Aug-Sep 2011.