

# A Review on Low Power and Delay of Ripple Carry and Carry Look Ahead Adders

Amit Chaturvedi, Dr. Vikash Gupta

Department of VLSI Design

TIT, Bhopal, INDIA

Ac050392@gmail.com, vgup24@yahoo.com

**Abstract-** Now a days in the world of VLSI Technology, the word low power consumption is only possible with the concept of Reversible logic design. Reversible concepts will attain more attraction of researchers in the past two decades, mainly due to low-power dissipation and high reliability. It has received great importance due to because of there is no loss of information, while we are processing the data from input to output. Moreover, the power dissipation is also very less and ideally it should be zero. So the concept of reversible design will become more dominant in the low power VLSI design. This paper focuses on the implementation of 4, 8, 16 and 32 bits of highly optimized area efficient Ripple carry adder (RCA) and Carry look ahead (CLA) adders. Finally, we can prove that the Carry look ahead adders are so fastest among all the previously existing designs. All these processes will be Simulated & Synthesized on the ISE Xilinx 14.7 software.

**Keywords-** RCA-Ripple Carry Adder, CLA-Carry Look Ahead adders, ISE-Integrated Synthesis Environment, FPGA-Field Programmable Gate Array.

## I. INTRODUCTION

Adders is The basic elements in Electronics, which is even more basic elements for implementing the multiplication, division and subtraction, Thus it will be improving the addition speed and improve almost all the arithmetic operations in array processing, Arithmetic and Logical operations, multi operand addition is often encountered. In this way we have a basic adder is ripple carry adder but, there is a one main drawback is, it will take more time to propagate the data from input to Output i.e. delay is more dominant in nature. Due to because of The accumulated delay in ripple carry adders, it can be prohibitively large then we go for carry look ahead adders, with this we are improving the speed of addition and improve the speed of all other Arithmetic operations also.

Proved by Landauer [1] finally, we overcome all these drawbacks present in the conventional logic gates we go for the concept of reversible logic design. In this concept, there is a minute amount of power is dissipated practically, But it should. Zero in case of theoretical.

Thus, there is no data loss in the propagation of the input to output hence; in 1973 Bennett [2] showed that how to avoid the  $kT \ln 2$  joules of energy dissipation in the circuit designs. Addition is the most common and often used arithmetic operation on microprocessor, digital signal processor, especially digital computers.

Also, it serves as a building block for synthesis all other arithmetic operations. Therefore, regarding the efficient

implementation of an arithmetic unit, the binary adder structures become a very critical hardware unit. In any book on computer arithmetic, someone looks that there exists a large number of different circuit architectures with different performance characteristics and widely used in the practice. Although many researches dealing with the binary adder structures have been done, the studies based on their comparative performance analysis are only a few.

In this project, qualitative evaluations of the classified binary adder architectures are given. Among the huge member of the adders we wrote VHDL (Hardware Description Language) code for Ripple-carry, Carry-select and Carry-look ahead to emphasize the common performance properties belong to their classes. In the following section, we give a brief description of the studied adder architectures. With respect to asymptotic delay time and area complexity, the binary adder architectures can be categorized into four primary classes.. The given results in the table are the highest exponent term of the exact formulas, very complex for the high bit lengths of the operands. The first class consists of the very slow ripple-carry adder with the smallest area. In the second class, the carry skip, carry-select adders with multiple levels have small area requirements and shortened computation times. From the third class, the carry-look ahead adder and from the fourth class, the parallel prefix adder represents the fastest addition schemes with the largest area complexities.

Here the study of different aspect of Carry Look Ahead Adder is being presented. The proposed adder combines the advantage of both the static and dynamic designs,

which exhibits lower leakage, higher noise immunity and high speed. Reversible logic can be applied in fields such as low power CMOS circuits, quantum computation and DNA computing. Carry Look-ahead Adder (CLA) is a kind of optimization to conventional RCA, which overcomes the defects of RCA such as low computing efficiency and long delay, so CLA becomes one type of wide-used adders. In this paper, we present a survey on 16-bit CLA which shows enhance the computing efficiency of adder and decline the amount of energy dissipation based on reversible logic theory. In this paper we present a high performance and power efficient CLA implementation

### 1. Ripple-Carry Adder:

The ripple-carry adder (RCA) is the simplest form of adder [22]. Two numbers using two's-complement representations can be added by using the circuit shown in Figure 11.3. A  $W_d$ -bit RCA is built by connecting  $W_d$  full-adders so that the carry-out from each full-adder is the carry-in to the next stage. The sum and carry bits are generated sequentially, starting from the LSB. The carry-in bit into the rightmost full-adder, corresponding to the LSB, is set to zero, i. e., ( $c_{W_d} = 0$ ). The speed of the RCA is determined by the carry propagation time which is of order  $O(W_d)$ . Special circuit realizations of the full-adders with fast carry generation are often employed to speed the operation. Pipelining can also be used.




Fig 1. Shows how a 4-bit RCA.

Figure 11.4 shows how a 4-bit RCA can be used to obtain an adder/sub-tractor. Subtraction is performed by adding the negative value. The subtrahend is bit-complemented and added to the minuend while the carry into the LSB is set to 1 ( $c_{W_d} = 1$ ).




Fig 2. Ripple Adder

Addition time is essentially determined by the carry path in the full-adders. Notice that even though the adder is said to be bit-parallel, computation of the output bits is done sequentially. In fact, at each time instant only one of the full-adders performs useful work. The others have already completed their computations or may not yet have received a correct carry input, hence they may perform erroneous computations. Because of these wasted switch operations, power consumption is higher than necessary

### 2. Carry Look Ahead Adder:

Carry Look Ahead Adders (CLA): The key to speeding up addition is determining the carry in to the high-order bits sooner. There are a variety of schemes to anticipate the carry so that the worst case scenario is a function of the  $\log_2$  of the number of bits in the adder. These anticipatory signals are faster because they go through fewer gates in sequence, but it takes many more gates to anticipate the proper carry. A key to understanding fast-carry schemes is to remember that, unlike software, hardware executes in parallel whenever inputs change.

From the critical path from the equations in the sections. The delay is linearly needy on  $N$ , the length of the particular adder.

$$\begin{aligned}
 P_i &= A_i \oplus B_i \\
 G_i &= A_i B_i && \text{Carry generate} \dots\dots\dots \\
 S_i &= P_i \oplus C_i && \text{Sum} \dots\dots\dots \\
 C_{i+1} &= G_i + P_i C_i && \text{Carry out} \dots\dots\dots
 \end{aligned}$$

The carryout signal throws largely to the delay. An algorithm that condenses the time to calculate carryout and the linear habit on  $N$  can deeply speed up in the adding up operation. Equation 3.16 shows that the carry out can be calculated with  $g$ ,  $p$ , and carry in. [3] The signals  $g$  and  $p$  are not needy on carry in, and can be calculated instantly as the two input operands appear. The CLA adder uses partial full adders as described in Section 3.1.3 to calculate the produced and propagate signals needed for the carry out equations. The schematic for a 4-bit CLA added. The logic for each PFA block.

The CLA logic block implements the logic in equations and the gate for this block is in figure 2 For a 4-bit CLA adder the 4th carry out signal can also be regarded as the 5th sum bit. Although it is impractical to have a single level of carry look-ahead logic for long adders, this can be explained by adding another level of carry look-ahead logic [13]. To achieve this, each adder block requires two additional signals:- a group generates and a group propagates.[7]

$$\begin{aligned}
 C_1 &= G_0 + P_0 C_0 \dots\dots\dots 3.20 \\
 C_2 &= G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0 \dots\dots\dots 3.21 \\
 C_3 &= G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0 \dots\dots\dots 3.22 \\
 C_4 &= G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0 \dots\dots\dots 3.23
 \end{aligned}$$

The equations for these two signals, assuming adder block sizes of 4 bits. A group generate occurs if a carry is generated in one of adder blocks, and a group propagate occurs if the carry in to the adder block will be propagated to the carryout. Figure 3.7 shows the gate schematic of the two additional signals. 2.20 through multiple levels of CLA logic, carry look-ahead adders of any length can be built. The size of an adder block in a CLA adder is usually 4 bits because it is a common factor of most of the word sizes and there is a realistic limit on the gate size that can be implemented [20].

To demonstrate the use of another level of CLA logic, Figure 2 shows the schematic for a 16-bit CLA adder present is a second level of CLA logic which takes the group produce and group propagate signals from each 4-bit adder sub cell and calculates the carryout signals for each adder block. If an adder has multiple levels of CLA logic, and no more than the final level requires generating the  $c_4$  signal. All other levels substitute this  $c_4$  signal with the group produce and group propagate. The CLA logic for this 16-bit adder is identical to the CLA logic for the 4-bit adder shown in figure 3.9.




Fig 2. Look Ahead Adder

Because the long delays usually happen when calculating the addition of a negative and a positive number, for the applications where most operands are positive numbers, asynchronous adders still have the low average latency advantage. However, if the average latency of an asynchronous adder can not meet a given performance requirement, hardware additions are needed to speed up the asynchronous adder. Those high performance techniques used in synchronous adders can also be used to increase the performance of asynchronous adders.

## II. LITERATURE SURVEY

**Ananthakrishnan et.al (2019)** the snake is an essential element in every modern area. In this digital age, everyone is working on miniaturization. The three main aspects of design, namely, area, power consumption and delay need to achieve optimal balance. Because helpers have been used as a key component of complex digital networks,

increasing the performance of digital providers will accelerate the speed of binary operations in such complex zones. In binary ads, the speed of movement is limited when scattering power through snakes. The adder topology we use includes comparisons of select ads, front-end presses, loaders, ripple snakes, and Brent amplifier adders. The device specification (HDL) language in the Xilinx ISE 14.7 platform is used for this task. [1]

**Apoorva Raghunandan et al. (2019)** a good VLSI model is a design with small footprints and quick surgery. According to Moore's law, as the number of transistors in a chip increases, so does the overall chip area. In VLSI design, it is important to improve the Area and Delay parameters. The performance of 4 auxiliaries was evaluated and compared with the sitting area and the injury-bearing fool (adder 1), the Cogstone corner (adder 2), the skip adder (adder 3) and Brent Kung Fu adder (adder 4)), which is a 16 bit adapter. Use Verilog code to design the snake, and then use the RTL Encounter tool for simulation and synthesis. The netlist is designed for these three technologies with the nclaunch tool.

For the three technologies, 180nm, 90nm and 45nm, Area and Delay results are available. At 180m, the small habitat of the ripple insect is 1118nm<sup>2</sup>, while the minimum delay of the Kogge Stone Adder is 3,495ns. At 90nm, the minimum residential area of the ripple carrying adder is 315nm<sup>2</sup>, while the duration of the Kogge Stone Adder is 2,957ns. Ripple rodents have a delay of 3,875n in [3]. The delay in this article decreased by 10.99%. In [3], Cryk Skip Adder's delay is 8,106ns, which is a 64.16% decrease in this article. The Kogge Stone Adder in [3] has a delay of 6.7ns. This article reached a decrease of 63.65%. In [3], the delay of the fool in Brent Palace is 8,094ns. Of these four additions it is reduced to 71.14% and it is found that the smallest area of Brent Palace at 45nm is 123nm<sup>2</sup> and the lag is at least 2,336 ns.[3]

**Krishna Vamsi et al. (2018)** proposed an effective insect repellent design, which uses a multiplexer-based multiplexer design rather than using a snake-bearing wound, but an improved enhancer Replace the ripple-bearing snake for effective results. Using this improved snake can reduce power consumption and reduce gate delays. The proposed proposal is to carry and store oil from 8-bit to 64-bit. With today's digital technology system, which is the most widely used 64-bit format? Since ripple-carrying snakes are one of the most common types of auxiliaries used in many forms, there is a prolonged delay in propagation and consuming more area and energy. To reduce the delay in gating and electricity, the carrying snake is designed, i.e., the carrying snake is attached to the rosy carrying snake. In a snake-biting wound, the first block is a one-hour block, followed by an entire chain of hairs, and ends in half a snake. These first and second full-time entrants will be replaced by fully modified assistants.[3]

**Shilpa K.C.; et.al (2018)** All modern processors, including microprocessors and digital signal processors, have an arithmetic logic unit (ALU). The computational performance of these modern processors depends on the success of the ALU. The ALU is the foundation stone of the ALU which performs arithmetic and logical work. Existing helpers (such as half helpers, full helpers, ripple converters, skip carry assistants and pre-loaders) cannot respond to improvement goals, so this paper offers four types of introductions. Corresponding adder (PPA), such as sklansky adder, Kogge-Stone adder, Brent-Kung adder and Ladner-Fischer adder. Parallel Prefix Adder [PPA] is an adder that uses prefix operators to make an effective introduction. These adders are suitable for binary inclusion of broad words. The parallel prefix adder comes from the adder-head-carrying adder. 8-bit data widths were analyzed and adjusted for PPA effectiveness in terms of area, latency and power consumption.[4]

**In this article, Nagaraja Revanna et al. (2019)** discussed the design of adders implemented through memristor. Explains the memristor-based design for standard adder architectures (ripple-bearing adder, bearing adder, and corresponding prefix adder). Compare area and waiting time. Surprisingly, the Radix-2 CLA has the same complexity as the parallel adder prefix. The results show that in the adjacent prefix adder, the Kogge-Stone design has the best metrics for latency and area.

**Basavoju Harish et al. (2019)** in the field of Very Large Scale Integration (VLSI) design; circuit summing is one of the most widely used data transmission architectures. With the advancement of VLSI technology, research is emerging to design low-speed, high-speed, small-area, or combination of two architectures. This article introduces the application of various 16-bit integration architectures of Ripple Carry Adder (RCA), Carry Lookahead Adder (CLA) and Carry Skip Adder (CSA), including similar applications such as Spanning Tree Adder (STA) Advisor, Kogge Stone Adder (KSA), Sparse Kogge Stone Adder (SKA) and Brent Kung Adder (BKA).[5]

**C. Selsi Aulvina et.al (2018)** This article largely compares the impact of the difference between the effectiveness of the ripple carry adder (RCA) and the borrow-save adder (BSA), and measures the reduction in conventional power consumption by borrow collectors - money at low voltage. Increased the rate of deferral, and provided technology to improve the BSA's tolerance for change. And this article introduces the concept of so-called pipelines and the usual fundraising activities other than the reduction of power in snakes.

Therefore, compared to the Ripple-Carry adder, tuning the channel will reduce the power consumption of the Borrow-Save address by 60%. The delay that [6] occurs in the borrow-holding snake is three times higher than that of the borrow-carrying ripple.

**B.Neeraja et al.; (1) (2019)** Enhancement of the matrix is one of the most important components of a digital signal processing system, and is also used as a common recurring method in signal processing and computational problems. The complexity of the circuit depends largely on the number of multiplications required to develop the system. Parallel array multiplier is a solution to meet the requirements of high speed. The traditional Braun multiplier has 16 AND gate ports, 9 full-throttle switches and a ripple switch (RCA) in the final stage. Braun's new design replaces RCA with Kogge-Stone Adder (KSA) to achieve rapid growth. Two KSA adders are offered at the 14T XOR and 12T XOR gates. In the Virtuoso device of the cadence, the standard Braun multiplier and the Braun multiplier with KSA are designed for 180nm technology and 1.8V power supply. Note that the area decreased by 258 transistors and the delay decreased by 4.65 ns.[7]

Gautam Nayan et al. (2019) highlight the most important functions of the VLSI system, such as microprocessors and digital signal processing systems. Therefore, snakes should apply high-speed operation. This paper introduces a new application of the 8-bit adder architecture through the gateway upgrade method (m-GDI). The main modules of the adder are part of the full adder, the full 1-bit adder, the 4-bit ripple carry adder (RCA), and the 4-bit carry lookahead adder (CLA). Compared with traditional CMOS design, the surface area covered by the adder compound is reduced by 70%, the latency is reduced by 71%, and the power consumption is reduced by 35%. The proposed serpentine is applied with 180nm technology using a Cadence Virtuoso device. [8]

**Kleanthis Papachatzopoulos et al. (2019)** proposed two statistical reduction models applied to certain equipment suppliers, namely the RAID Adder (RCA) and the Collective Borrower Collector (BSA). The included model assumes a related source of change. Initially, we took the first proposed model in the form of an expression, the Type I model, which is used to calculate the possible density function (pdfs) of the maximum latency of Gaussian and non-Gaussian sources. In addition, we provide a closed form for covariances amidst the developmental delays of the above adder system. Subsequently, the covariance gained from the introduction is coupled with Clark's approach to the second model Model II offered, which includes values around the maximum delay pdf of RCA and BSA.

The simulation results are fully consistent with the resulting Type-I PDF, while the Clark-based Type-II model shows the flaws in the expansion of the maximum delay standard, which increases with the increase in the length of the BSA language. The included model or simulator proves that the BSA has a smaller delay distribution than the RCA, i.e. significantly reduces the interval. Thus, compared to the RCA architecture, the BSA has been proven to be effective in implementing

tolerance for change by providing a secure security mark. A basic research show that for BSA and in-chip delays only or in-chip and inter-chip delays, the Type II model incorporates negligible errors, the error is as high as 16% in calculating the latest minimum latency of the 256-bit BSA, since the type II Gaussian pdf approach is not the same as the actual type I PDF. However, for all RCA and BSA types there is no difference between the dead, both types have a more satisfying identity than the Gaussian version of the actual pdf. [9]

### III. PROPOSED APPROCH

Addition is the most important operation in data processing and its speed has a significant impact on the overall performance of digital circuits. Therefore, many techniques have been proposed for fast adder design. An asynchronous ripple-carry adder is claimed to use a simple circuit implementation to gain a fast average performance as long as the worst cases input patterns rarely happen. However, based on the input vectors from a number of benchmarks, we observe that the worst cases are not exceptional but commonly exist.

A simple carry-lookahead scheme is proposed in the paper to speed up the worst-case delay of a ripple-carry adder. The experiment result shows the proposed adder is about 25% faster than an asynchronous ripple-carry adder with only small area and power overheads.

This paper focuses on the implementation 16 and bits of highly optimized area efficient Ripple carry adder (RCA) and Carry look ahead (CLA) adders. Ultimately, we can establish that the Carry look ahead adders are so greatest among all the formerly active and are implemented in VHDL using Xilinx 14.7 ISE tool and the results are compared in terms of delay. These are executed using iterative methods or look up table based reduction technique.

The inspiration behind BCD architecture enhancing is to expand their efficiency in expression of their speed and computational routine. In this thesis we have introduced an algorithm called shifting and adding by 3 algorithms that makes it area efficient over existing architecture of previous paper.

This paper focuses on the implementation of 4, 8, 16 and 32 bits of highly optimized area efficient Ripple carry adder (RCA) and Carry look ahead (CLA) adders. Finally, we can prove that the Carry look ahead adders are so fastest among all the previously existing designs. All these processes will be Simulated & Synthesized on the ISE Xilinx 14.7 software In recent years, a lot of attentions have been attracted by the reversible logic due to the characteristic of zero energy dissipation.

In this paper, the proposed a 16 bit carry look-ahead adder is constructed by four 4 digits groups based on the theory of reversible logic, which has the advantages of theoretical, zero power dissipation and high efficiency.

### IV. CONCLUSION

In this paper, we proposed the area efficient Ripple carry adder and Carry look ahead adder. The realization of the RCA CLA is designed by using the basic full adder circuit, this can be realized by using two basic Peres gates only, that is the reason why only we can design these adders having less delay with comparison to the almost all the previous existing be used furthermore has played a very crucial role in future development of Quantum computers. Whatever the design we are proposed in this paper, by using parity.

The basic purpose of the addition using CLA is to generate all incoming carries in parallel and to avoid the waiting until the propagation of carries from the previous stages of full adder. Used in CLA is parity preserving gates. Hence the whole design of adder preserves the that all the reversible logic gates will be preserved for parity bits, but both logic gates are designing 4,8,16 bits of CLA also and it can be simulated and compare the results of delay with the existing designs. There is no possibility this it is possible to design any bit (nth) of designing in RCA and CLA by simply cascading of each and every individual designs. Finally, we proposed an Ultra speed implementation of RCA and CLA. It can be proved by comparing our proposed design to the existing design.

Future Scope-Nowadays, most of the researchers are focusing on achieving very less delay and to reduce the complexity of the circuit, this is providing a good environment for speed processing environments, not only the parameter of delay, we can put a more concentration on the Quantum cost [1] and Power dissipation. In the world of low power VLSI design everything is possible, might be in the future the full adder design is more precise than all the previous existing designs, then we may get the more ultra speed adders are designed well, it helps to design RCA and CLA are more optimized, so it is also very much needful in Quantum computing. Till now all the research work is done on reversible logic gates is proposed only in theoretically mode, might be in the future we put a more and more concentration on the fabrication of Reversible logic gates, Then we can change the complete

### REFERENCE

- [1] Ananthakrishnan;Anaswar Ajit;Arathi P.V.;Kiran Haridas;Niraj Mohan Nambiar;Devi S. FPGA Based Performance Comparison of Different Basic Adder Topologies with Parallel Processing Adde 2019 3rd

- International conference on Electronics, Communication and Aerospace Technology (ICECA) Year: 2019 DOI:10.1109/IEEE Coimbatore, India, India
- [2] Apoorva Raghunandan; H V Ravish Aradhya Area and Timing Analysis of Advanced Adders under changing Technologies 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT) Year: 2019 DOI: 10.1109/ IEEE Bangalore, India, India
- [3] A Krishna Vamsi;N Udaya Kumar;K Bala Sindhuri;G Sai Chandra Teja A Systematic Delay and Power Dominant Carry Save Adder Design 2018 International Conference on Smart Systems and Inventive Technology (ICSSIT) Year: 2018 DOI: 10.1109: IEEE Tirunelveli, India, India
- [4] Shilpa K.C.;Shwetha M.;Geetha B.C.;Lohitha D.M.;Navya;Pramod N.V. Performance Analysis of Parallel Prefix Adder for Datapath Vlsi Design 2018 Second International Conference on Inventive Communication and Computational Technologies (ICICCT) Year: 2018 DOI: 10.1109 IEEE Coimbatore, India
- [5] Nagaraja Revanna;Earl E. Swartzlander Memristor Adder Design 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS) Year: 2018 DOI: 10.1109/ IEEE Windsor, ON, Canada, Canada
- [6] Basavoju Harish;K. Sivani;M.S.S. Rukmini Design and Performance Comparison among Various types of Adder Topologies 2019 3rd International Conference on Computing Methodologies and Communication (ICCMC) Year: 2019 DOI: 10.1109/IEEE Erode, India, India
- [7] C. Selsi Aulvina;R. KABILAN LOW Power and Area Efficient Borrow Save adder Design 2018 International Conference on Smart Systems and Inventive Technology (ICSSIT) Year: 2018 DOI: 10.1109/IEEE Tirunelveli, India, India
- [8] B. Neeraja;R. Sai Prasad Goud Design of an Area Efficient Braun Multiplier using High Speed Parallel Prefix Adder in Cadence 2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT) Year: 2019 DOI: 10.1109/ IEEE Coimbatore, India, India
- [9] Gautam Nayan A Comparative Analysis of 8-bit Novel Adder Architecture Design using Traditional CMOS and m-GDI technique 2019 International Conference on Communication and Electronics Systems (ICES) Year: 2019 DOI: 10.1109/ IEEE Coimbatore, India, India
- [10]Kleanthis Papachatzopoulos;Vassilis Paliouras Static Delay Variation Models for Ripple-Carry and Borrow-Save Adders IEEE Transactions on Circuits and Systems I: Regular Papers Year: 2019 DOI: 10.1109/ IEEE.