

Comparison of High Performance Exclusive or Gate Using 130nm Fet Technology

M.Tech. Scholar Pankaj Kumar Sikdar

Dept of Electronic Communication & Engg.
Lakshmi Narain College of Technology
Bhopal, India
pankaj.sikdar@yahoo.com

Asst. Prof. Rajesh Kumar Paul

Dept. of Electronic Communication & Engg.
Lakshmi Narain College of Technology
Bhopal, India

Abstract –An adder is a switch based digital circuit that performs addition of numbers. In many computers and other kinds of processors adders are used in the arithmetic logic units. They are also utilized in other parts of the processor, where they are used to calculate addresses, table indices, increment and decrement operators, and similar operations. Full Adder/Half Adder is one of the smallest elements used in the complex data processing unit to perform fast arithmetic/logical operations which is designed by EX-OR/EX-NOR gate. The main aim of this paper is a design of existing systematic cell design methodology (SCDM) based three input EX-OR gate and compare it with older one. Intension behind a novel SCDM based design is to improve propagation delay and reduce Energy/power dissipation. Traditional dynamic N-channel FET, dynamic P-channel FET and new hybrid type systematic cell design methodology (SCDM) is designed and compare with proposed on the basis of following parameter like propagation time delay, average dynamic power consumption, energy consumption, and Area on SoC. It is observed that the SCDM based design has least delay, power dissipation, energy consumption and occupies minimum no. of transistor.

Keywords- SoC, SCDM, PDP, Transmission Gate, EX-OR, etc.

I. INTRODUCTION

A EX-OR gate is one of the crucial building blocks in the formation of a half adder/full adder, full subtractor as well as a comparator [1-7]. With technology scaling, power consumption has turned out to be the most crucial concern of all design constraints in recent years [8-10]. In the past, processor speed, circuit speed, area, performance, cost and reliability were of primary interest while power consumption was attributed a secondary concern [11,12].

However, with escalating eminence in portable and wireless communications systems, power consumption is being given equal importance in prevailing time. High performance processors consume intense power which consequently increases the cost related with packaging and cooling. Moreover, high power systems frequently run hot increasing the temperature thus having a tendency to aggravate various Silicon failure approaches such as electro-migration, thermal runaway, decrement in trans conductance, junction diffusion, threshold voltage shift, electrical parameter shift, electrostatic discharge (ESD), package related failure, electrical over-stress (EOS) and silicon interconnect failure [13].

It has been determined every 10^0 upsurge in temperature nearly doubles the failure rate thereby disturbing the

reliability. In this perspective, peak power consumption is a vital design issue because it resolves the thermal as well as electrical confines of designs, influences the system cost, size, weight, and prescribes the battery type, constituent in conjunction with system packaging and heat sinks. Additionally, peak power consumption exacerbates the resistive and inductive voltage drop tribulations. From the biological point of vision, meager heat will be propelled into rooms provided power dissipation of electronic systems is abridged.

Also, fewer electricity will be consumed which as an upshot will have an assenting effect on the global environment. The EX-OR gate plays an important role in SoC (silicon on chip) to design ALU in small die area that reduce manufacturing cost. The system inbuilt ALU occupy more area on silicon chip that dissipate more heat and bump up the temperature of chip. This thing degrades the performance of system.

In order to save the chip heat sink is needed that release the internal heat to external environment. As the operating frequency of dynamic EX-OR improves, dynamic power consumption becomes dominant that introduce heating problem as mentioned above. To surmount this problem, dynamic EX-OR gate proposed with minimum delay and smaller power consumption.

II. PUBLISHED LITERATURE

LPHS-FA stands for low power and high speed full adder, which is based on hybrid logic. LPHS-FA[14] schematic shown in Fig. 1, demonstrates low-power and high-speed advantages, and merely requires 15 MOSFETs to implement.




Fig. 1 Circuit Diagram of LPHS-FA[14].

The transmission-gates CMOS adder (abbreviated as TG-CMOS)[15], it is based on transmission gates and has 20 transistors. It consumes more power. Next is 18TnewFA[16] is based on 18T and consumes more power. Work on SCDM based EX-OR gate can be divided into two categories as they are extracted from the topic: 1) traditional three input EX-OR gate and 2) its operating methodologies. Cell design methodology has been presented to design some limited functions, such as two-input EX-OR/EX-NOR and carry-inverse carry in the hybrid-CMOS style [17-19]. The predominant results persuade us to improve CDM through two stages: 1) generating more complex functions and 2) rectifying some remaining flaws.

The flaws in previously published CDM include containing some manual steps in the design flow and generating a large number of designs in which the predominant ones would be determined after the completion of simulations. Therefore, in the first stage, a three-input EX-OR/EX-NOR as one of the most complex and all-purpose three-input basic gates in arithmetic circuits have been chosen. If the efficiency of the circuits is confirmed in such a competitive environment, it can show the strength of the methodology. In the second stage, CDM is matured as systematic CDM (SCDM) in designing the three-input EX-OR/EX-NORs for the first time. It systematically

generates elementary basic cell (EBC) using binary decision diagram (BDD), and wisely chooses circuit components based on a specific target. This takes place when the mentioned features are not considered in the CDM. Therefore, after the systematic generation, the SCDM considers circuit optimization based on our target in three steps: 1) wise selection of the basic cell; 2) wise selection of the amend mechanisms; and 3) transistor sizing. It should be noted that BDD can be utilized for EBC generation of other three-input functions. We consider the power-delay product (PDP) as the design target. It stands as a fair performance metric, precisely involving portable electronic system targets. The motivation to use this methodology is the presence of some unique features and the ability to produce some efficient circuits that enjoy all these advantages.

The SCDM divides a circuit structure into a main structure and optimization-correction mechanisms. In the main structure, it considers features including the least number of transistors in critical path, fairly balanced outputs, being power ground-free, and symmetry. The mechanisms have the duty of completing the functionality of the circuits, avoiding any degradation on the output voltage, and increasing the driving capability. The dynamic consumption optimization comes from the fact of well-balanced propagation delay. This feature is advantageous for applications in which the skew between arriving signals is critical for proper operation, and for cascaded applications to reduce the chance of making glitches [2]. Power-ground-free main structure leads to power reduction.

The degradation in all output voltage swing can thus be completely removed, which makes the design sustainable in low VDD operations and low static power dissipation. The methodology has high flexibility in target and systematically considers it in the three design steps. This can lead to efficient circuits in terms of performance, power, power delay product (PDP), energy delay product (EDP), layout area. The fast evolution of microelectronics fabrication processes demands a new cell library generation or a library technology migration.

The well-organized systematic methodology leads to automated flow, which can reduce design time and costs, provide consistency in the cell library generation process, increase the range of simulation capabilities at the characteristics step, as well as minimize the risk of errors [18, 20]. Recently published article on hybrid type systematic cell design methodology (SCDM) applied on three circuit as shown in Fig.2, Fig.3 and Fig.4. all three circuit have six inputs (A, B, C,

compliment of A, compliment of B and compliment of C) and two outputs (EX-OR and its outputs).




Fig.3 Circuit Diagram of three input and 16T EX-OR/EX-NOR using transmission gate (XO-7)[21]




Fig. 4 Circuit Diagram of three input and 18T EX-OR/EX-NOR using transmission gate (XO-10)[21].

III.COMPARATIVE RESULTS ANALYSIS

To evaluate the performance of EX-OR/EX-NOR gate, it is necessary to study the transient analysis of existing design under similar technology and supply voltage with different circuit topology. We have performed complete study using Hspice EDA Tool [22]. To investigate and compare the performance of different EX-OR gate such as LPHS-FA, TF, 18TnewFS, XO-4, XO-7 and XO-10, whose excellence have been confirmed in [14] [23] and [4, 24, 25]. Therefore, an approximately fair comparison will take place by selecting them. Table 1 presents that XO-4[21], XO-7[21] and XO-10[21] technique have least PDP and delay than other existing conventional LPHS-FA, 18TnewFS and TF technique.

Table1 Comparative Analysis Various EX-OR gates at 130nm[26].

Circuits	Average PDP (f)	Average Power (μ W)	Average Delay (ns)	Area(μ m ²)
LPHS-FA	0.91	3.41	0.38	NA
TF	0.52	2.79	0.23	18.34
18TnewFS	0.52	2.75	0.24	20.03
XO-4	0.42	3.07	0.22	13.61
XO-7	0.47	3.17	0.19	17.37
XO-10	0.50	2.99	0.19	20.45

IV. CONCLUSION

The switch based EX-OR/EX-NOR gates are mainly used in portable high performance data processing units such as Processors because of high speed and controllable evaluation by clock node, but they suffer from high power dissipation and input signal skew. It is observed that SCDM based EX-OR gate circuit has got better performance in term of transistor count, propagation time delay and average power with respect to LPHS-FA, TF, XO-4, XO-7 and XO-10. Therefore, SCDM based EX-OR topology is better choice for future research.

REFERENCES

- [1] B. Stackhouse, S. Bhimji, C. Bostak, D. Bradley, B. Cherkauer, J. Desai, et al., "A 65 nm 2-billion transistor quad-core titanium processor," IEEE Journal of Solid-State Circuits, vol. 44, pp. 18-31, 2009.
- [2] H. Kaul, M. A. Anders, S. K. Mathew, S. K. Hsu, A. Agarwal, R. K. Krishnamurthy, et al., "A 320 mv 56 μ w 411 gops/watt ultra-low voltage motion estimation accelerator in 65 nm cmos," IEEE Journal of Solid-State Circuits, vol. 44, pp. 107-114, 2009.
- [3] Y.-H. Shu, S. Tenqchen, M.-C. Sun, and W.-S. Feng, "XNOR-based double-edge-triggered flip-flop for two-phase pipelines," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 53, pp. 138-142, 2006.
- [4] S. Goel, M. A. Elgamel, M. A. Bayoumi, and Y. Hanafy, "Design methodologies for high-performance noise-tolerant XOR-XNOR circuits," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 53, pp. 867-878, 2006.
- [5] Y. Leblebici, CMOS digital integrated circuits: analysis and design: McGraw-Hill College, 1996.
- [6] N. H. Weste and D. Harris, CMOS VLSI design: a circuits and systems perspective: Pearson Education India, 2015.

- [7] V. Kolesnikov and T. Schneider, "Improved garbled circuit: Free XOR gates and applications," in International Colloquium on Automata, Languages, and Programming, 2008, pp. 486-498.
- [8] A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," *Proceedings of the IEEE*, vol. 83, pp. 498-523, 1995.
- [9] A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," *IEICE Transactions on Electronics*, vol. 75, pp. 371-382, 1992.
- [10] K. Roy and S. C. Prasad, *Low-power CMOS VLSI circuit design*: John Wiley & Sons, 2009.
- [11] J. Rabaey, *Low power design essentials*: Springer Science & Business Media, 2009.
- [12] B. H. Calhoun, Y. Cao, X. Li, K. Mai, L. T. Pileggi, R. A. Rutenbar, et al., "Digital circuit design challenges and opportunities in the era of nanoscale CMOS," *Proceedings of the IEEE*, vol. 96, pp. 343-365, 2008.
- [13] C. H. Small, "Shrinking devices put the squeeze on system packaging," *EDN*, vol. 39, pp. 41-54, 1994.
- [14] C.-K. Tung, S.-H. Shieh, and C.-H. Cheng, "Low-power high-speed full adder for portable electronic applications," *Electronics Letters*, vol. 49, pp. 1063-1064, 2013.
- [15] A. M. Shams, T. K. Darwish, and M. A. Bayoumi, "Performance analysis of low-power 1-bit CMOS full adder cells," *IEEE transactions on very large scale integration (VLSI) systems*, vol. 10, pp. 20-29, 2002.
- [16] M. H. Moaiyeri, R. Faghieh Mirzaee, K. Navi, T. Nikoubin, and O. Kavehei, "Novel direct designs for 3-input XOR function for low-power and high-speed applications," *International Journal of Electronics*, vol. 97, pp. 647-662, 2010.
- [17] D. Radhakrishnan, "Low-voltage low-power CMOS full adder," *IEE Proceedings-Circuits, Devices and Systems*, vol. 148, pp. 19-24, 2001.
- [18] H. T. Bui, A. K. Al-Sheraidah, and Y. Wang, "New 4-transistor XOR and XNOR designs," in *ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on*, 2000, pp. 25-28.
- [19] N. Gong, B. Guo, J. Lou, and J. Wang, "Analysis and optimization of leakage current characteristics in sub-65nm dual V_t footed domino circuits," *Microelectronics Journal*, vol. 39, pp. 1149-1155, 2008.
- [20] J.-M. Wang, S.-C. Fang, and W.-S. Feng, "New efficient designs for XOR and XNOR functions on the transistor level," *IEEE Journal of solid-state Circuits*, vol. 29, pp. 780-786, 1994.
- [21] T. Nikoubin, M. Grailoo, and C. Li, "Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 24, pp. 398-402, 2016.
- [22] A. Eshra and A. El-Sayed, "An odd parity checker prototype using DNAzyme finite state machine," *IEEE/ACM Transactions on Computational Biology and Bioinformatics*, vol. 11, pp. 316-324, 2014.
- [23] M. Aguirre-Hernandez and M. Linares-Aranda, "CMOS full-adders for energy-efficient arithmetic applications," *IEEE transactions on very large scale integration (VLSI) systems*, vol. 19, pp. 718-721, 2011.
- [24] S. Goel, A. Kumar, and M. A. Bayoumi, "Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 14, pp. 1309-1321, 2006.
- [25] A. Shams and G. M. Zhang, "A review of 0.18 μm full adder performances for tree structure arithmetic circuits," *IEEE Trans. Very Large Scale Integr.(VLSI) Syst*, vol. 13, pp. 686-695, 2005.
- [26] W. Zhao and Y. Cao, "Predictive technology model for nano-CMOS design exploration," *ACM Journal on Emerging Technologies in Computing Systems (JETC)*, vol. 3, p. 1, 2007.