International Journal of Scientific Research & Engineering Trends
Volume 4, Issue 3, May-June-2018, ISSN (Online): 2395-566X

Design of a Reversible Central Processing Unit Components using Verilog HDL

M. Tech. Scholar Asra Jabeen
Dept. of Electronics & Communication,
Appa Institute of Engineering & Technology,
Kalaburagi, India
asrajabeen018@gmail.com

Asst. Prof. Pooja M
Dept. of Electronics & Communication,
Appa Institute of Engineering & Technology,
Kalaburagi, India
pooja.sm88@gmail.com

Abstract – **Balanced mapping from contribution to outcome is the fundamental condition for a reversible computational model traveling starting with one condition of dynamic machine then onto the next. Presumably, the greatest inspiration to examine reversible advances is that, it is thought to be the best powerful approach to upgrade the energy effectiveness than the ordinary models. The examination on reversibility has demonstrated more prominent effect to have colossal applications in rising advances, for example, Quantum Computing, QCA, Nanotechnology and Low Power VLSI. In this paper, we have acknowledged novel reversible engineering segments of Central Processing Unit (CPU). The Central Processing Unit (CPU) is the essential part of a PC that procedures direction. It runs the working framework and applications, continually getting contribution from the client or dynamic programming programs. It forms the information and produces outcome, which may store by an application or showed on the screen.**

Keywords – **Reversible Arithmetic And Logic Unit, Reversible Flip Flops And Registers, Reversible Cpu, Quantum Cost.**

I. INTRODUCTION

Reversible rationale is generally utilized as a part of low power VLSI. Reversible circuits are fit for back-calculation and lessening in scattered power, as there is no loss of data [1]. Essential reversible entryways are utilized to accomplish the required usefulness of a reversible circuit.

The uniqueness of reversible rationale is that, there is no loss of data since there is balanced correspondence amongst information inputs and outcomes. This empowers the framework to run in reverse and keeping in mind that doing as such, any middle of the road configuration stage can be altogether analyzed. The fan-out of each square in the circuit must be one. This exploration paper centers around execution of reversible rationale circuits in which primary point is to streamline speed of the plan. A Reversible snake is composed utilizing fundamental reversible entryways. Utilizing this viper, a 8-bit reversible swell convey snake is formulated and afterward contrasted and the ordinary 8-bit viper regarding speed, basic ways, equipment utilized. At that point utilizing a similar reversible viper, a Wallace tree multiplier has been actualized, and contrasted and the traditional Wallace tree multiplier. With the well established actuality that consecutive circuits are the core of computerized planning, the outline for the control unit of a reversible GCD processor has been proposed utilizing reversible rationale doors.

II. REVERSIBLE LOGIC

Boolean rationale is said to be reversible if the arrangement of inputs of info mapped have an equivalent number of outcomes mapped i.e. they have coordinated correspondence. This is acknowledged utilizing reversible doors in the plans. Any circuit having just reversible entryways is equipped for dispersing no power [2]. Objectives of Reversible Logic:

- Quantum Cost: Quantum cost of a circuit is the measure of execution cost of quantum circuits. All the more correctly, quantum cost is characterized as the quantity of basic quantum tasks expected to understand a door.

- Speed of Computation: The time postponement of the circuits ought to be as low as conceivable as there are various calculations that must be done in a framework including a quantum processor; thus speed of calculation is a vital parameter while looking at such framework.

- Waste Outputs: Garbage outcomes are those outcome signals which don't contribute in driving further pieces in the outline. These outcomes end up repetitive as they are not required for calculation at a later stage. The junk outcomes make the framework slower, thus for better productivity it is important to limit the quantity of rubbish outcomes.

- Feedback: Looping is entirely restricted when planning reversible circuits.

- Fan-out: The outcome of a specific piece in the plan can just drive at most one square in the outline. Thus one might say that the Fan-out is limited to 1.



Figure 1 Reversible processor

1. 4- BIT FULL ADDER

The entryway utilized as a part of actualizing a reversible swell conveys full viper is the TSG door [4]. The TSG door capacities like a full snake. A reversible swell convey snake is quicker than the non-reversible viper, since the calculation of convey in a reversible viper does not require the calculation of past stage convey (as showed in the basic ways). At the point when past stage convey is being sent in the reversible snake, the calculation of past stage convey and calculation with respect to entirety is done all the while though in an irreversible viper the following stage convey can't begin any calculation till past stage convey is completely created.



Figure 2 Adder using TSG gate

2. MULTIPLIER

A twofold multiplier is an electronic circuit utilized as a part of advanced hardware, for example, PC, to increase two paired numbers. It is fabricated utilizing double adders.

An assortment of PC number juggling strategies can be utilized to actualize an advanced multiplier. Most strategies include figuring an arrangement of incomplete items, and afterward summing the halfway items together. This procedure is like the technique educated to essential schoolchildren for directing long augmentation on base-10 numbers, yet has been altered here for application to a base-2 (parallel) numerical framework.

Multipliers assume a vital part in the present advanced flag handling and different applications. With propels in innovation, numerous analysts have attempted and are endeavoring to outline multipliers which offer both of the accompanying plan targets – rapid, low power utilization, normality of design and consequently less region or even mix of them in one multiplier in this way making them appropriate for different fast, low power and conservative VLSI usage.



Figure 3 multiplier using reversible gates.

3. DIVIDER

In this segment, we have proposed the outline of reversible divider. Give, A;D;Q and R a chance to be the profit, divisor, remainder and leftover portion separately. At that point A = QD + R. In each step I, the divisor D is moved I bits to one side. The right-moved divisor is subtracted from or added to the profit and creates fractional leftover portion. The indication of the halfway leftover portion decides the remainder bit. In non-reestablishing division, this sign decides if to include or subtract the moved divisor in the following stage.

Let,

Profit, $A = A_0, A_1, A_2 \ldots\ldots\ldots A_n$

Divisor, $D = D_0, D_1, D2 \ldots\ldots\ldots Dn$

International Journal of Scientific Research & Engineering Trends
Volume 4, Issue 3, May-June-2018, ISSN (Online): 2395-566X

Leftover portion, R = R_0, R_1, R_2.....Rn

Remainder, Q = Q_0, Q_1, Q_2…….Qn

The operands are thought to be sure, standardized parts. Along these lines, A0 = D0 = 0 and A1 = D1 = 1. The remainder is certain and the halfway leftover portion R is a marked part, and R0 is the sign piece with R being spoken to in 2's supplement frame.



Figure 4 Divider using reversible gates.

4. COMPARATOR

A serial based plan of reversible comparator is displayed in [4]. This comparator configuration comprises of a chain of reversible comparator cells, where every phone plays out the task of looking at a touch of the primary number A with the relating bit of the second number B. The 1-bit comparator cell is planned utilizing Toffoli, Feynman and straightforward NOT entryways.



Figure 5 Comparator using reversible gates

5. ARITHMETIC AND LOGIC UNIT

For planning of 16-bit arithmetic and logic unit we course 16 1-BIT-arithmetic and logic unit as appeared in the figure 6. We have to note here that lone first piece must be included with one for augmentation and 2's supplement or subtracted for decrement.



Figure 6 arithmetic and logic unit using reversible gates.

V. CONCLUSION & FUTURE WORK

Hence, the reversible logic syntheses with the minimum cost factors are carried out for the components of the reversible processor. Many important contributions have been made in the literature towards the reversible implementations of arithmetic and logical structures; however, there have not been many efforts directed towards efficient approaches for designing reversible arithmetic Logic Unit. Currently we are working on the design of the reversible arithmetic and logic unit. We will propose an efficient approach to design the reversible arithmetic and logic unit.

Finally all the components of the reversible Central Processing Unit will be interfaced together with necessary connecting circuits to get the complete reversible CPU. The proposed reversible CPU can make a significant contribution in the field of low power reversible computing and quantum computing.

REFERENCES

[1]. C. H. Bennett, “Logical reversibility of computation,” IBM J. Researchand Development, vol. 17, pp. 525–532, 1973.

[2]. D. P. DiVincenzo, “Quantum gates and circuits,” Proceedings of theRoyal Society of London A: Mathematical, Physical and EngineeringSciences, vol. 454, no. 1969, pp. 261–276, 1998.

[3]. H. Axelsen, R. Glck, and T. Yokoyama, "Reversible machine code andits abstract processor architecture," in Computer Science Theory andApplications, ser. Lecture Notes in Computer Science. Springer BerlinHeidelberg, 2007, vol. 4649, pp. 56–69.

[4]. M. Thomsen, H. Axelsen, and R. Glck, "A reversible processor architectureand its reversible logic design," in Reversible Computation, ser.Lecture Notes in Computer Science. Springer Berlin Heidelberg, 2012,vol. 7165, pp. 30–42.

[5]. M. Nielsen and I. Chuang, Quantum Computation and Quantum Information.Cambridge Univ. Press, 2000.